SPE Analog Engineering
The candidate will be part of Rambus Memory Interface Chips BU's design group responsible for specifying, architecting, executing, and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.
Sourced from a public career listing. Jobverse is an aggregator, not the employer.